ATTENTION/WARNING - NE PAS DÉPOSER ICI/DO NOT SUBMIT HERE

Ceci est la version de TEST de DIAL.mem. Veuillez ne pas soumettre votre mémoire sur ce site mais bien à l'URL suivante: 'https://thesis.dial.uclouvain.be'.
This is the TEST version of DIAL.mem. Please use the following URL to submit your master thesis: 'https://thesis.dial.uclouvain.be'.
 

Design of a capacitance-to-digital converter Integrated circuit : a time-domain approach

(2020)

Files

Molle_54011800_2020.pdf
  • Open access
  • Adobe PDF
  • 5.05 MB

Details

Supervisors
Faculty
Degree label
Abstract
This work presents a methodology for the design of a time-domain capacitance-to-digital converter in an IoT context. We explore the two types of capacitance-to-digital converters in the state-of-the-art. We develop a methodology for jitter analysis using measurements, simulation and tools like the Allan Variance. We apply this methodology for jitter analysis on ring-oscillator measurements. We design an integrated capacitance-controlled-oscillator which will be fabricated for the use with a micro-controller as an interface for capacitive sensors. Finally, we present several methods that will be evaluated for improving the performances of the capacitance-to-digital converter we designed.

Citations

Molle, Y. (2020). Design of a capacitance-to-digital converter Integrated circuit : a time-domain approach. https://dial-mem.test.bib.ucl.ac.be/handle/2078.2/16739