ATTENTION/WARNING - NE PAS DÉPOSER ICI/DO NOT SUBMIT HERE

Ceci est la version de TEST de DIAL.mem. Veuillez ne pas soumettre votre mémoire sur ce site mais bien à l'URL suivante: 'https://thesis.dial.uclouvain.be'.
This is the TEST version of DIAL.mem. Please use the following URL to submit your master thesis: 'https://thesis.dial.uclouvain.be'.
 

Study and optimization of the RISC-V architecture and its cryptography extension RVK

Van Der Wielen, Loïc
(2022)

Files

VanderWielen_54871500_2022.pdf
  • UCLouvain restricted access
  • Adobe PDF
  • 779.74 KB

Details

Supervisors
Legat, Jean-Didier
Faculty
Ecole polytechnique de Louvain
Degree label
Master [120] : ingénieur civil électromécanicien, à finalité spécialisée: mécatronique
Abstract
RISC-V is an emerging ISA full of promises to many who would like to see the world of computing be more accessible to new entrants and not limited to a few and the licencing requirements. It also offers a high modularity with an extremely simply base and numerous extension. In this document, we shall detail where RISC-V comes from and how it works before focusing on its recently ratified cryptography extension. Finally, we shall discuss the weakness of its AES decryption method implementation before proposing two different solutions to the issue.